IP Library Granted Patent US 4,745,306
Granted Patent Utility
US 4,745,306 · App. 06/925,307

Half adder having a pair of precharged stages

Inventor: Jiroh Shimada
Patented Case View Patent ↗
Granted: May 17, 1988 Filed: Oct 31, 1986
Inventor
Jiroh Shimada
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,745,306
App. No.
06/925,307
Filed
1986-10-31
Granted
1988-05-17
Kind
A