IP Library Granted Patent US 4,755,936
Granted Patent Utility
US 4,755,936 · App. 06/823,805

Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles

Inventors: Robert E. Stewart, Barry J. Flahive, James B. Keller
Patented Case View Patent ↗
Granted: Jul 5, 1988 Filed: Jan 29, 1986
Inventors
Robert E. Stewart
Barry J. Flahive
James B. Keller
Assignee (at issue)
Digital Equipment Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,755,936
App. No.
06/823,805
Filed
1986-01-29
Granted
1988-07-05
Kind
A