IP Library Granted Patent US 4,772,568
Granted Patent Utility
US 4,772,568 · App. 07/055,220

Method of making integrated circuit with pair of MOS field effect transistors sharing a common source/drain region

Inventor: Lubomir L. Jastrzebski
Patented Case View Patent ↗
Granted: Sep 20, 1988 Filed: May 29, 1987
Inventor
Lubomir L. Jastrzebski
Assignee (at issue)
General Electric Company

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,772,568
App. No.
07/055,220
Filed
1987-05-29
Granted
1988-09-20
Kind
A