IP Library Granted Patent US 4,775,879
Granted Patent Utility
US 4,775,879 · App. 07/027,366

FET structure arrangement having low on resistance

Inventors: Stephen P. Robb, Lewis E. Terry
Patented Case View Patent ↗
Granted: Oct 4, 1988 Filed: Mar 18, 1987
Inventors
Stephen P. Robb
Lewis E. Terry
Assignee (at issue)
Motorola, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,775,879
App. No.
07/027,366
Filed
1987-03-18
Granted
1988-10-04
Kind
A