IP Library Granted Patent US 4,806,797
Granted Patent Utility
US 4,806,797 · App. 07/092,262

bi-CMOS buffer cascaded to CMOS driver having PMOS pull-up transistor with threshold voltage greater than VBE of bi-CMOS bipolar pull-up transistor

Inventor: Toru Yamazaki
Patented Case View Patent ↗
Granted: Feb 21, 1989 Filed: Sep 2, 1987
Inventor
Toru Yamazaki
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,806,797
App. No.
07/092,262
Filed
1987-09-02
Granted
1989-02-21
Kind
A