IP Library Granted Patent US 4,811,272
Granted Patent Utility
US 4,811,272 · App. 07/050,748

Apparatus and method for an extended arithmetic logic unit for expediting selected floating point operations

Inventors: Gilbert M. Wolrich, Edward J. McLellan, Robert A. J. Yodlowski, Roy Badeau, John A. Kowaleski, Jr.
Patented Case View Patent ↗
Granted: Mar 7, 1989 Filed: May 15, 1987
Inventors
Gilbert M. Wolrich
Edward J. McLellan
Robert A. J. Yodlowski
Roy Badeau
John A. Kowaleski, Jr.
Assignee (at issue)
Digital Equipment Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,811,272
App. No.
07/050,748
Filed
1987-05-15
Granted
1989-03-07
Kind
A