IP Library Granted Patent US 4,978,639
Granted Patent Utility
US 4,978,639 · App. 07/295,300

Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips

Inventors: Chang-Hwang Hua, Simon S. Chan, Ding-Yuan S. Day, Adrian Lee
Patented Case View Patent ↗
Granted: Dec 18, 1990 Filed: Jan 10, 1989
Inventors
Chang-Hwang Hua
Simon S. Chan
Ding-Yuan S. Day
Adrian Lee
Assignee (at issue)
Avantek, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,978,639
App. No.
07/295,300
Filed
1989-01-10
Granted
1990-12-18
Kind
A