IP Library Granted Patent US 5,003,463
Granted Patent Utility
US 5,003,463 · App. 07/213,401

Interface controller with first and second buffer storage area for receiving and transmitting data between I/O bus and high speed system bus

Inventors: Richard W. Coyle, Zenja Chao, Thomas B. Berg
Patented Case View Patent ↗
Granted: Mar 26, 1991 Filed: Jun 30, 1988
Inventors
Richard W. Coyle
Zenja Chao
Thomas B. Berg
Assignee (at issue)
Wang Laboratories, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,003,463
App. No.
07/213,401
Filed
1988-06-30
Granted
1991-03-26
Kind
A