IP Library Granted Patent US 5,032,889
Granted Patent Utility
US 5,032,889 · App. 07/585,515

Wiring structure in a wafer-scale integrated circuit

Inventors: Toshiaki Murao, Takeo Kikuchi, Toshihiko Iryu, Hiroyuki Sugamoto, Hidenori Nomura
Patented Case View Patent ↗
Granted: Jul 16, 1991 Filed: Sep 20, 1990
Inventors
Toshiaki Murao
Takeo Kikuchi
Toshihiko Iryu
Hiroyuki Sugamoto
Hidenori Nomura
Assignee (at issue)
Fujitsu Limited

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,032,889
App. No.
07/585,515
Filed
1990-09-20
Granted
1991-07-16
Kind
A