IP Library Granted Patent US 5,069,749
Granted Patent Utility
US 5,069,749 · App. 07/239,036

Method of fabricating interconnect layers on an integrated circuit chip using seed-grown conductors

Inventor: Jean-Marie Gutierrez
Patented Case View Patent ↗
Granted: Dec 3, 1991 Filed: Aug 29, 1988
Inventor
Jean-Marie Gutierrez
Assignee (at issue)
Digital Equipment Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,069,749
App. No.
07/239,036
Filed
1988-08-29
Granted
1991-12-03
Kind
A