IP Library Granted Patent US 5,113,496
Granted Patent Utility
US 5,113,496 · App. 07/320,502

Bus interconnection structure with redundancy linking plurality of groups of processors, with servers for each group mounted on chassis

Inventors: Karl W. McCalley, Steven David Wilson, Victor J. Szeplaki
Patented Case View Patent ↗
Granted: May 12, 1992 Filed: Mar 8, 1989
Inventors
Karl W. McCalley
Steven David Wilson
Victor J. Szeplaki

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,113,496
App. No.
07/320,502
Filed
1989-03-08
Granted
1992-05-12
Kind
A