IP Library Granted Patent US 5,160,922
Granted Patent Utility
US 5,160,922 · App. 07/546,556

System and method for dynamic avoidance of a simultaneous switching output limitation of a integrated circuit chip

Inventors: John Anthony Derosa, Lauren M. Hagstrom, Lon S. Hilde, Oren Wiesler
Patented Case View Patent ↗
Granted: Nov 3, 1992 Filed: Jun 29, 1990
Inventors
John Anthony Derosa
Lauren M. Hagstrom
Lon S. Hilde
Oren Wiesler
Assignee (at issue)
Digital Equipment Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,160,922
App. No.
07/546,556
Filed
1990-06-29
Granted
1992-11-03
Kind
A