IP Library › Granted Patent US 5,162,673
Granted Patent Utility
US 5,162,673 · App. 07/759,466

Bi-CMOS logic circuit

Inventor: Susumu Ohi
Patented Case View Patent ↗
Granted: Nov 10, 1992 Filed: Sep 13, 1991
Inventor
Susumu Ohi
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,162,673
App. No.
07/759,466
Filed
1991-09-13
Granted
1992-11-10
Kind
A