IP Library Granted Patent US 5,204,912
Granted Patent Utility
US 5,204,912 · App. 07/749,479

Defect verification and marking system for use with printed circuit boards

Inventor: Freddie G. Schimanski
Patented Case View Patent ↗
Granted: Apr 20, 1993 Filed: Aug 15, 1991
Inventor
Freddie G. Schimanski
Assignee (at issue)
Gerber Systems Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,204,912
App. No.
07/749,479
Filed
1991-08-15
Granted
1993-04-20
Kind
A