IP Library › Granted Patent US 5,276,366
Granted Patent Utility
US 5,276,366 · App. 07/955,567

Digital voltage level translator circuit

Inventors: John H. Quigley, James S. Caravella
Patented Case View Patent ↗
Granted: Jan 4, 1994 Filed: Oct 2, 1992
Inventors
John H. Quigley
James S. Caravella
Assignee (at issue)
Motorola, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,276,366
App. No.
07/955,567
Filed
1992-10-02
Granted
1994-01-04
Kind
A