IP Library Granted Patent US 5,322,804
Granted Patent Utility
US 5,322,804 · App. 07/882,070

Integration of high voltage lateral MOS devices in low voltage CMOS architecture using CMOS-compatible process steps

Inventor: James D. Beasom
Patented Case View Patent ↗
Granted: Jun 21, 1994 Filed: May 12, 1992
Inventor
James D. Beasom
Assignee (at issue)
HARRIS CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,322,804
App. No.
07/882,070
Filed
1992-05-12
Granted
1994-06-21
Kind
A