IP Library › Granted Patent US 5,329,185
Granted Patent Utility
US 5,329,185 · App. 08/035,127

CMOS logic circuitry providing improved operating speed

Inventors: Michael Cooperman, Phillip Andrade
Patented Case View Patent ↗
Granted: Jul 12, 1994 Filed: Mar 19, 1993
Inventors
Michael Cooperman
Phillip Andrade
Assignee (at issue)
GTE Laboratories Incorporated

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,329,185
App. No.
08/035,127
Filed
1993-03-19
Granted
1994-07-12
Kind
A