IP Library Granted Patent US 5,335,074
Granted Patent Utility
US 5,335,074 · App. 08/096,635

Phase locked loop synchronizer for a resampling system having incompatible input and output sample rates

Inventor: Kevin J. Stec
Patented Case View Patent ↗
Granted: Aug 2, 1994 Filed: Jul 23, 1993
Inventor
Kevin J. Stec
Assignee (at issue)
Panasonic Technologies, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,335,074
App. No.
08/096,635
Filed
1993-07-23
Granted
1994-08-02
Kind
A