Integration of high performance submicron CMOS and dual-poly non-volatile memory devices using a third polysilicon layer

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.