IP Library › Granted Patent US 5,371,874
Granted Patent Utility
US 5,371,874 · App. 08/105,101

Write-read/write-pass memory subsystem cycle

Inventors: Kumar Chinnaswamy, Michael A. Gagliardo, John J. Lynch, James E. Tessari
Patented Case View Patent ↗
Granted: Dec 6, 1994 Filed: Aug 9, 1993
Inventors
Kumar Chinnaswamy
Michael A. Gagliardo
John J. Lynch
James E. Tessari
Assignee (at issue)
Digital Equipment Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,371,874
App. No.
08/105,101
Filed
1993-08-09
Granted
1994-12-06
Kind
A