IP Library Granted Patent US 5,377,201
Granted Patent Utility
US 5,377,201 · App. 07/813,144

Transitive closure based process for generating test vectors for VLSI circuit

Inventors: Srimat Chakradhar, Viswani Agrawal
Patented Case View Patent ↗
Granted: Dec 27, 1994 Filed: Dec 19, 1991
Inventors
Srimat Chakradhar
Viswani Agrawal
Assignees (at issue)
NEC Research Institute, Inc.
AT&T CORP.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,377,201
App. No.
07/813,144
Filed
1991-12-19
Granted
1994-12-27
Kind
A