IP Library Granted Patent US 5,394,033
Granted Patent Utility
US 5,394,033 · App. 08/115,723

Structure and method for implementing hierarchical routing pools in a programmable logic circuit

Inventors: Cyrus Y. Tsui, Ju Shen, Chanchi J. Cheng, Ming-Chuan Hsu
Patented Case View Patent ↗
Granted: Feb 28, 1995 Filed: Sep 1, 1993
Inventors
Cyrus Y. Tsui
Ju Shen
Chanchi J. Cheng
Ming-Chuan Hsu
Assignee (at issue)
Lattice Semiconductor Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,394,033
App. No.
08/115,723
Filed
1993-09-01
Granted
1995-02-28
Kind
A