IP Library Granted Patent US 5,396,601
Granted Patent Utility
US 5,396,601 · App. 08/042,468

Microprocessor system having a single, common internal bus transferring data and instructions in different states of a machine cycle

Inventors: Tetsuya Tokushige, Nobuyoshi Yanagita, Koji Tanagawa, Jiro Kobayashi
Patented Case View Patent ↗
Granted: Mar 7, 1995 Filed: Apr 5, 1993
Inventors
Tetsuya Tokushige
Nobuyoshi Yanagita
Koji Tanagawa
Jiro Kobayashi
Assignee (at issue)
OKI ELECTRIC INDUSTRY CO., LTD.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,396,601
App. No.
08/042,468
Filed
1993-04-05
Granted
1995-03-07
Kind
A