IP Library Granted Patent US 5,432,467
Granted Patent Utility
US 5,432,467 · App. 08/324,312

Programmable logic device with low power voltage level translator

Inventor: Srinivas T. Reddy
Patented Case View Patent ↗
Granted: Jul 11, 1995 Filed: Oct 17, 1994
Inventor
Srinivas T. Reddy
Assignee (at issue)
Altera Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,432,467
App. No.
08/324,312
Filed
1994-10-17
Granted
1995-07-11
Kind
A