IP Library Granted Patent US 5,454,090
Granted Patent Utility
US 5,454,090 · App. 08/224,080

Apparatus for furnishing instructions in a microprocessor with a multi-stage pipeline processing unit for processing instruction phase and having a memory and at least three additional memory units

Inventors: Rod G. Fleck, Mark Poret, Karl-Heinz Mattheis, Javier V. Magana, Christoph Meinhold
Patented Case View Patent ↗
Granted: Sep 26, 1995 Filed: Apr 7, 1994
Inventors
Rod G. Fleck
Mark Poret
Karl-Heinz Mattheis
Javier V. Magana
Christoph Meinhold
Assignee (at issue)
Siemens Aktiengesellschaft

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,454,090
App. No.
08/224,080
Filed
1994-04-07
Granted
1995-09-26
Kind
A