IP Library Granted Patent US 5,471,502
Granted Patent Utility
US 5,471,502 · App. 08/243,707

Bit clock regeneration circuit for PCM data, implementable on integrated circuit

Inventor: Yoshiaki Ishizeki
Patented Case View Patent ↗
Granted: Nov 28, 1995 Filed: May 17, 1994
Inventor
Yoshiaki Ishizeki
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,471,502
App. No.
08/243,707
Filed
1994-05-17
Granted
1995-11-28
Kind
A