IP Library Granted Patent US 5,473,573
Granted Patent Utility
US 5,473,573 · App. 08/239,608

Single chip controller-memory device and a memory architecture and methods suitable for implementing the same

Inventor: G. R. Mohan Rao
Patented Case View Patent ↗
Granted: Dec 5, 1995 Filed: May 9, 1994
Inventor
G. R. Mohan Rao
Assignee (at issue)
Cirrus Logic Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,473,573
App. No.
08/239,608
Filed
1994-05-09
Granted
1995-12-05
Kind
A