IP Library Granted Patent US 5,477,169
Granted Patent Utility
US 5,477,169 · App. 08/261,799

Logic circuit with negative differential resistance device

Inventors: Jun Shen, Herbert Goronkin, Saied N. Tehrani
Patented Case View Patent ↗
Granted: Dec 19, 1995 Filed: Jun 20, 1994
Inventors
Jun Shen
Herbert Goronkin
Saied N. Tehrani
Assignee (at issue)
Motorola, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,477,169
App. No.
08/261,799
Filed
1994-06-20
Granted
1995-12-19
Kind
A