IP Library › Granted Patent US 5,493,531
Granted Patent Utility
US 5,493,531 · App. 08/350,961

Integrated circuitry for checking the utilization rate of redundancy memory elements in a semiconductor memory device

Inventors: Luigi Pascucci, Marco Maccarrone
Patented Case View Patent ↗
Granted: Feb 20, 1996 Filed: Dec 7, 1994
Inventors
Luigi Pascucci
Marco Maccarrone
Assignee (at issue)
SGS-Thomson Microelectronics S.A.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,493,531
App. No.
08/350,961
Filed
1994-12-07
Granted
1996-02-20
Kind
A