Process of fabricating semiconductor device having flattening stage for inter-level insulating layer without deterioration of device characteristics

Granted: Mar 12, 1996 Filed: Apr 24, 1995

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.