Dynamic random access memory device with sense amplifiers serving as cache memory independent of row address buffer unit for high-speed sequential access

Granted: Jun 18, 1996 Filed: Aug 17, 1994

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.