Method for performing integrated section-level and full-chip timing verification for custom microprocessor designs

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.