High-density erasable programmable logic device architecture using multiplexer interconnections

Granted: Sep 17, 1996 Filed: Oct 31, 1994

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.