IP Library Granted Patent US 5,566,352
Granted Patent Utility
US 5,566,352 · App. 08/000,774

Register-read acknowledgment and prioritization for integration with a hardware-based interrupt acknowledgment mechanism

Inventor: John A. Wishneusky
Patented Case View Patent ↗
Granted: Oct 15, 1996 Filed: Jan 4, 1993
Inventor
John A. Wishneusky
Assignee (at issue)
Cirrus Logic Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,566,352
App. No.
08/000,774
Filed
1993-01-04
Granted
1996-10-15
Kind
A