IP Library › Granted Patent US 5,579,504
Granted Patent Utility
US 5,579,504 · App. 08/407,784

Multi-processor computer system having shared memory, private cache memories, and invalidate queues having valid bits and flush bits for serializing transactions

Inventors: Michael A. Callander, G. Michael Uhler, W. Hugh Durdan
Patented Case View Patent ↗
Granted: Nov 26, 1996 Filed: Mar 17, 1995
Inventors
Michael A. Callander
G. Michael Uhler
W. Hugh Durdan
Assignee (at issue)
Digital Equipment Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,579,504
App. No.
08/407,784
Filed
1995-03-17
Granted
1996-11-26
Kind
A