Dynamic logic having power-down mode with periodic clock refresh for a low-power graphics controller

Granted: Dec 24, 1996 Filed: Sep 25, 1995

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.