IP Library Granted Patent US 5,587,921
Granted Patent Utility
US 5,587,921 · App. 08/560,933

Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and having outputs coupled to a second multiplexer

Inventors: Om P. Agrawal, Michael J. Wright, Ju Shen
Patented Case View Patent ↗
Granted: Dec 24, 1996 Filed: Nov 20, 1995
Inventors
Om P. Agrawal
Michael J. Wright
Ju Shen
Assignee (at issue)
Advanced Micro Devices, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,587,921
App. No.
08/560,933
Filed
1995-11-20
Granted
1996-12-24
Kind
A