Flexible block clock generation circuit for providing clock signals to clocked elements in a multiple array high density programmable logic device

Granted: Jan 14, 1997 Filed: Jun 6, 1995

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.