Semiconductor memory device including divisional decoder circuit composed of NMOS transistors

Granted: Jul 29, 1997 Filed: Aug 2, 1996

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.