IP Library Granted Patent US 5,701,435
Granted Patent Utility
US 5,701,435 · App. 08/063,845

Instruction cache system for implementing programs having non-sequential instructions and method of implementing same

Inventor: Chi-Hung Chi
Patented Case View Patent ↗
Granted: Dec 23, 1997 Filed: May 19, 1993
Inventor
Chi-Hung Chi
Assignee (at issue)
Philips Electronics North America Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,701,435
App. No.
08/063,845
Filed
1993-05-19
Granted
1997-12-23
Kind
A