High-performance non-volatile RAM protected write cache accelerator system employing DMA and data transferring scheme

Granted: Dec 23, 1997 Filed: Jan 19, 1996

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.