IP Library Granted Patent US 5,729,155
Granted Patent Utility
US 5,729,155 · App. 08/531,480

High voltage CMOS circuit which protects the gate oxides from excessive voltages

Inventor: Hiroyuki Kobatake
Patented Case View Patent ↗
Granted: Mar 17, 1998 Filed: Sep 21, 1995
Inventor
Hiroyuki Kobatake
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,729,155
App. No.
08/531,480
Filed
1995-09-21
Granted
1998-03-17
Kind
A