IP Library Granted Patent US 5,765,185
Granted Patent Utility
US 5,765,185 · App. 08/714,605

EEPROM array with flash-like core having ECC or a write cache or interruptible load cycles

Inventors: Emil Lambrache, George Smarandoiu
Patented Case View Patent ↗
Granted: Jun 9, 1998 Filed: Sep 16, 1996
Inventors
Emil Lambrache
George Smarandoiu
Assignee (at issue)
Atmel Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,765,185
App. No.
08/714,605
Filed
1996-09-16
Granted
1998-06-09
Kind
A