Semiconductor static random access memory device having memory cells coupled to discharging line different in potential level to discharging line for write-in circuit

Granted: Jun 23, 1998 Filed: Oct 30, 1996

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.