IP Library Granted Patent US 5,777,501
Granted Patent Utility
US 5,777,501 · App. 08/638,809

Digital delay line for a reduced jitter digital delay lock loop

Inventor: Maamoun Abouseido
Patented Case View Patent ↗
Granted: Jul 7, 1998 Filed: Apr 29, 1996
Inventor
Maamoun Abouseido
Assignee (at issue)
Mosaid Technologies Incorporated

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,777,501
App. No.
08/638,809
Filed
1996-04-29
Granted
1998-07-07
Kind
A