IP Library Granted Patent US 5,796,992
Granted Patent Utility
US 5,796,992 · App. 08/575,370

Circuit for switching between synchronous and asynchronous memory refresh cycles in low power mode

Inventors: James R. Reif, Michael J. Collins, Todd Deschepper
Patented Case View Patent ↗
Granted: Aug 18, 1998 Filed: Dec 20, 1995
Inventors
James R. Reif
Michael J. Collins
Todd Deschepper
Assignee (at issue)
Compaq Computer Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,796,992
App. No.
08/575,370
Filed
1995-12-20
Granted
1998-08-18
Kind
A