IP Library › Granted Patent US 5,813,022
Granted Patent Utility
US 5,813,022 · App. 08/703,927

Circuit for placing a cache memory into low power mode in response to special bus cycles executed on the bus

Inventors: Jens K. Ramsey, Jeffrey C. Stevens, Michael E. Tubbs, Charles J. Stancil
Patented Case View Patent ↗
Granted: Sep 22, 1998 Filed: Aug 28, 1996
Inventors
Jens K. Ramsey
Jeffrey C. Stevens
Michael E. Tubbs
Charles J. Stancil
Assignee (at issue)
Compaq Computer Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,813,022
App. No.
08/703,927
Filed
1996-08-28
Granted
1998-09-22
Kind
A