IP Library Granted Patent US 5,835,745
Granted Patent Utility
US 5,835,745 · App. 08/612,130

Hardware instruction scheduler for short execution unit latencies

Inventors: David J. Sager, James B. Saxe
Patented Case View Patent ↗
Granted: Nov 10, 1998 Filed: Mar 7, 1996
Inventors
David J. Sager
James B. Saxe

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,835,745
App. No.
08/612,130
Filed
1996-03-07
Granted
1998-11-10
Kind
A