Semiconductor memory device with row and column redundancy circuits and a time-shared redundancy circuit test architecture.

Granted: Feb 2, 1999 Filed: Jun 5, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.