Process of fabricating semiconductor device having low-resistive titanium silicide layer free from short-circuit and leakage current

Granted: Apr 27, 1999 Filed: Jun 26, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.